



Dual N-Channel 30-V (D-S) MOSFET


PRODUCT SUMMARY				
V _{DS} (V)	$r_{DS(on)}\left(\Omega\right)$	I _D (A)		
30	0.022 at V _{GS} = 10 V	10		
	0.030 at V _{GS} = 4.5 V	8.5		

FEATURES

- TrenchFET® Power MOSFET
- 100 % R_g Tested





COMPLIANT



Ordering Information: Si7844DP-T1

Si7844DP-T1-E3 (Lead (Pb)-free)





ABSOLUTE MAXIMUM RATINGS	$T_A = 25$ °C, unle	ess otherwise	noted			
Parameter		Symbol	10 secs	Steady State	Unit	
Drain-Source Voltage		V_{DS}	30		V	
Gate-Source Voltage		V_{GS}	± 20			
Continuous Drain Current /T 150 °C\8	T _A = 25 °C	I _D	10	6.4	Δ.	
Continuous Drain Current (T _J = 150 °C) ^a	T _A = 70 °C		8.0	5.1		
Pulsed Drain Current		I _{DM}	20		Α	
Continuous Source Current (Diode Conduction) ^a		I _S	2.9	1.1		
Marian and Danier Discipation 2	T _A = 25 °C	- P _D	3.5	1.4	W	
Maximum Power Dissipation ^a	T _A = 70 °C		2.2	0.9		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150		°C	
Soldering Recommendations (Peak Temperature)b,c			260			

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Typical	Maximum	Unit	
Marrian Location to Ambienta	t ≤ 10 sec	R _{thJA}	26	35	°C/W	
Maximum Junction-to-Ambient ^a	Steady State		60	85		
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	3.9	5.5		

a. Surface Mounted on 1" x 1" FR4 Board.

b. See Solder Profile (http://www.vishay.com/ppg?73257). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

c. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply.

Vishay Siliconix




SPECIFICATIONS $T_J = 25$	°C, unless	s otherwise noted					
Parameter	Symbol	Test Conditions	Test Conditions Min Typ		Max	Unit	
Static							
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$ 0.8			2.4	V	
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	V _{DS} = 0 V, V _{GS} = ± 20 V		± 100	nA	
Zava Cata Valtana Drain Current	1	V _{DS} = 30 V, V _{GS} = 0 V			1		
Zero Gate Voltage Drain Current	IDSS	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$			5	μΑ	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	20			Α	
	_	$V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$		0.018	0.022	0	
Drain-Source On-State Resistance ^a	r _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 8.5 \text{ A}$		0.024	0.030	Ω	
Forward Transconductance ^a	g _{fs}	V _{DS} = 15 V, I _D = 10 A		22		S	
Diode Forward Voltage ^a	V_{SD}	$I_S = 2.9 \text{ A}, V_{GS} = 0 \text{ V}$		0.75	1.2	V	
Dynamic ^b				1			
Total Gate Charge	Qg			13	20	nC	
Gate-Source Charge	Q_{gs}	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 10 \text{ A}$		2			
Gate-Drain Charge	Q_{gd}			2.7			
Gate Resistance	R_g		0.5		3.2	Ω	
Turn-On Delay Time	t _{d(on)}			8	16		
Rise Time	t _r	$V_{DD} = 15 \text{ V}, R_L = 15\Omega$		10	20		
Turn-Off Delay Time	t _{d(off)}	$t_{d(off)}$ $I_D \cong 1 \text{ A, } V_{GEN} = 10 \text{ V, } R_G = 6 \Omega$		21	40	ns	
Fall Time	t _f			10	20		
Source-Drain Reverse Recovery Time	t _{rr}	$I_F = 2.9 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$		40	80		


Notes:

- a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %. b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS 25 °C, unless noted















TYPICAL CHARACTERISTICS 25 °C, unless noted



On-Resistance vs. Drain Current









V_{DS} - Drain-to-Source Voltage (V)

Capacitance



On-Resistance vs. Junction Temperature




On-Resistance vs. Gate-to-Source Voltage

- Source Current (A)

Vishay Siliconix

VISHAY.

TYPICAL CHARACTERISTICS 25 °C, unless noted



Square Wave Pulse Duration (sec)

Normalized Thermal Transient Impedance, Junction-to-Case

10-2

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?71328.

10-3

0.01

Single Pulse

10-4

10



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com